

What is claimed is:

- 1 1. A method for fabricating a bottle-shaped trench
- 2 capacitor, comprising the steps of:
- 3 forming a trench in a substrate;
- 4 filling a lower portion of the trench with a first
- 5 conductive layer surrounded by a doped layer;
- 6 forming a conformable insulating layer overlying the
- 7 substrate and an inner surface of the upper
- 8 portion of the trench to cover the first
- 9 conductive layer and the doped layer;
- 10 performing a heat treatment on the substrate to form a
- 11 doping region in the substrate near the doped
- 12 layer to serve as a buried bottom plate;
- 13 anisotropically etching the insulating layer to form a
- 14 collar insulating layer over a sidewall of an
- 15 upper portion of the trench;
- 16 successively removing the first conductive layer and
- 17 the doped layer using the collar insulating layer
- 18 as a mask to expose the surface of the doping
- 19 region;
- 20 etching a portion of the exposed doping region to form
- 21 a bottle-shaped trench;
- 22 successively forming a conformable rugged polysilicon
- 23 layer and a conformable capacitor dielectric
- 24 layer in the lower portion of the trench; and
- 25 filling the lower portion of the trench with a second
- 26 conductive layer to serve as a top plate.

1 2. The method as claimed in claim 1, further
2 successively forming a third conductive layer and a fourth
3 conductive layer overlying the second conductive layer.

1 3. The method as claimed in claim 2, wherein the
2 third and fourth conductive layers are doped polysilicon
3 layers.

1 4. The method as claimed in claim 1, wherein the
2 first conductive layer is a polysilicon layer.

1 5. The method as claimed in claim 1, wherein the
2 doped layer is an arsenic silicate glass (ASG) layer.

1 6. The method as claimed in claim 5, wherein the
2 doped layer is removed by vapor hydrofluoric (VHF) acid.

1 7. The method as claimed in claim 1, wherein the
2 insulating layer is tetraethyl orthosilicate (TEOS) oxide.

1 8. The method as claimed in claim 1, wherein the heat
2 treatment is performed at about 900 to 1100°C.

1 9. The method as claimed in claim 1, wherein the
2 portion of the exposed doping region is etched by NH₄OH.

1 10. The method as claimed in claim 1, wherein the
2 second conductive layer is a doped polysilicon.

1 11. The method as claimed in claim 1, wherein the
2 capacitor dielectric layer comprises a silicon nitride
3 layer.

1 12. The method as claimed in claim 1, further
2 performing a gas phase doping (GPD) after the rugged
3 polysilicon layer is formed.

1 13. A method for fabricating a bottle-shaped trench
2 capacitor, comprising the steps of:

3 providing a substrate covered by a masking layer having
4 an opening therein;
5 etching the substrate under the opening to form a
6 trench therein;
7 filling a lower portion of the trench with a
8 polysilicon layer surrounded by a doped silicon
9 oxide layer;
10 forming a conformable insulating layer overlying the
11 masking layer and an inner surface of the upper
12 portion of the trench to cover the polysilicon
13 layer and the doped silicon oxide layer;
14 performing a heat treatment on the substrate to form a
15 doping region in the substrate near the doped
16 silicon oxide layer to serve as a buried bottom
17 plate;
18 anisotropically etching the insulating layer to form a
19 collar insulating layer over a sidewall of an
20 upper portion of the trench;
21 successively removing the polysilicon layer and the
22 doped silicon oxide layer using the collar
23 insulating layer as a mask to expose the surface
24 of the doping region;
25 etching a portion of the exposed doping region to form
26 a bottle-shaped trench;

27 successively forming a conformable rugged polysilicon
28 layer and a conformable capacitor dielectric
29 layer in the lower portion of the trench;
30 filling the lower portion of the trench with a doped
31 polysilicon layer to serve as a top plate;
32 successively forming a second doped polysilicon layer
33 and a third doped polysilicon layer overlying the
34 first doped polysilicon layer.

1 14. The method as claimed in claim 13, wherein the
2 masking layer is composed of a pad oxide layer and an
3 overlying silicon nitride layer.

1 15. The method as claimed in claim 14, before filling
2 the polysilicon layer, further comprising the steps of:
3 isotropically etching the pad oxide layer to form a
4 recess with a predetermined depth; and
5 filling the recess with silicon nitride.

1 16. The method as claimed in claim 15, wherein the pad
2 oxide layer is etched by buffer hydrofluoric (BHF) acid.

1 17. The method as claimed in claim 15, wherein the
2 predetermined depth is about 15 to 40Å.

1 18. The method as claimed in claim 13, wherein the
2 doped silicon oxide layer is an arsenic silicate glass (ASG)
3 layer.

1 19. The method as claimed in claim 18, wherein the
2 doped silicon oxide layer is removed by vapor hydrofluoric
3 (VHF) acid.

1 20. The method as claimed in claim 13, wherein the
2 insulating layer is tetraethyl orthosilicate (TEOS) oxide.

1 21. The method as claimed in claim 13, wherein the
2 heat treatment is performed at about 900 to 1100°C.

1 22. The method as claimed in claim 13, wherein the
2 portion of the exposed doping region is etched by NH₄OH.

1 23. The method as claimed in claim 13, wherein the
2 capacitor dielectric layer comprises a silicon nitride
3 layer.

1 24. The method as claimed in claim 13, further
2 performing a gas phase doping (GPD) after the rugged
3 polysilicon layer is formed.